VLSI / Digital IC / CMOS / HDL
Pochireddy Dharmaja
M.Tech VLSI Postgraduate focused on digital electronics, CMOS design, HDL coding, and EDA-based VLSI development.
Snapshot
About
Building a strong foundation for VLSI design.
As an M.Tech VLSI postgraduate with a strong foundation in digital electronics and CMOS design and hands-on experience in HDL coding with EDA tools, I am looking to begin my career in the VLSI domain and contribute to the development of efficient and reliable integrated circuits.
My academic work includes a RISC-V RV32IM SoC design, a hybrid 10T low-power full adder, and an asynchronous FIFO design with verification. I also qualified GATE 2025 in ECE with AIR 6103.
Projects
Academic projects from the actual resume.
RISC-V RV32IM SoC Design
Group ProjectDeveloped a 32-bit RISC-V processor using a 2-stage multi-cycle FSM architecture.
- *Implemented datapath and control logic with arithmetic, mul/div, load/store, and branch instructions.
- *Interfaced the core with memory and GPIO using an AXI bus.
Hybrid 10T Low Power Full Adder - CMOS VLSI Design
Designed a transistor-level 1-bit hybrid full adder using GDI multiplexer logic in 45nm CMOS.
- *Implemented level restoration for full-swing outputs and reduced voltage degradation.
- *Analyzed delay, power, and PDP across supply voltages and process corners.
- *Achieved about 65% transistor reduction and about 80% power-delay-product improvement over conventional CMOS adders.
Asynchronous FIFO Design and Verification
Designed an asynchronous FIFO with independent read and write clock domains.
- *Implemented Gray-coded read/write pointers and double flip-flop synchronizers for safer clock-domain crossing.
- *Verified full and empty conditions using Verilog testbenches.
Skills
Technical skills listed in the resume.
Concepts
Languages
EDA Tools
Scripting
Resume
Education and achievements at a glance.
Education
M.Tech in VLSI Design
Vellore Institute of Technology (VIT)
Vellore, Tamil Nadu
GPA 8.15/10.0
B.Tech in Electronics and Communication Engineering
Sree Vidyanikethan Engineering College
Tirupati, Andhra Pradesh
CGPA 8.9/10.0
Higher Secondary Education
Narayana Junior College
Nellore, Andhra Pradesh
GPA 9.6/10.0
Secondary Education
Nagarjuna Model School
Kadapa, Andhra Pradesh
GPA 10.0/10.0
Achievements
GATE Qualified
2025 - AIR 6103
Resume Preview
The downloadable PDF is the same resume used to correct all content shown on this site.
Open resume section